AMENDMENT AND RESPONSE UNDER 37 C.F.R. § 1.116 - EXPEDITED PROCEDURE Page 2 Dkt: 884.453US1 (INTEL)

Serial Number: 09/896,523 Filing Date: June 29, 2001

Title: VOLTAGE-LEVEL CONVERTER

Assignee: Intel Corporation

IN THE CLAIMS

Please amend the claims as follows:

1. - 28. (Canceled)

29. (Currently Amended) A voltage-level converter comprising:

a static voltage-level converter including at most four transistors and an inverter coupled to no more than two transistors in the static voltage-level converter each of the no more than two transistors directly coupled to a voltage level; and

a split-level output circuit coupled to the static voltage-level converter, wherein the static voltage-level converter includes two down-sized transistors.

- 30. (Previously Presented) The voltage-level converter of claim 29, wherein the two down-sized transistors are insulated gate field-effect transistors.
- 31. (Currently Amended) A voltage-level converter comprising:

a static voltage-level converter including at most four transistors and an inverter coupled to no more than two transistors in the static voltage-level converter each of the no more than two transistors directly coupled to a voltage level; and

a split-level output circuit coupled to the static voltage-level converter, wherein the static voltage-level converter comprises:

an input node, a first output node, and a second output node:

a first pair of transistors connected in series, the first pair of transistors including a first transistor and a second transistor, the first transistor coupled to the input node; and

a second pair of transistors connected in series, the second pair of transistors including a first transistor and a second transistor, the second transistor of the second pair of transistors being cross-coupled with the second transistor of the first pair of transistors and the second transistor of the second pair of transistors being coupled to the first output node, wherein the inverter is coupled to the input node, to the first transistor of the second pair of transistors, and to the second output node, wherein the second transistor of the



AMENDMENT AND RESPONSE UNDER 37 C.F.R. § 1.116 – EXPEDITED PROCEDURE Page 3 Serial Number: 09/896,523 Dkt: 884.453US1 (INTEL)

Filing Date: June 29, 2001

Title: VOLTAGE-LEVEL CONVERTER

Assignee: Intel Corporation

first pair of transistors and the second transistor of the second pair of transistors are down-sized.

(n)

32. (Previously Presented) The voltage level converter of claim 31, wherein the second transistor of the first pair of transistors and the second transistor of the second pair of transistors are insulated gate field-effect transistors.

AMENDMENT AND RESPONSE UNDER 37 C.F.R. § 1.116 – EXPEDITED PROCEDURE Page 4 Serial Number: 09/896,523 Dkt: 884.453US1 (INTEL)

Serial Number: 09/896,523 Filing Date: June 29, 2001

Title: VOLTAGE-LEVEL CONVERTER

Assignee: Intel Corporation

REMARKS

Claims 29 and 31 are amended; as a result, claims 29, 30, 31, and 32 are now pending in the application.

§ 102 Rejection of the Claims

Claims 29-32 were rejected under 35 U.S.C. § 102(b) as being anticipated by Declercq et al. (U.S. 5,473,268).

Claims 29 and 31, as amended, each recite, "a static voltage-level converter including at most four transistors." (emphasis added) In contrast Declercq et al., at FIG. 8, teaches a level translator 21 (see abstract) having six transistors. Hence, Declercq et al. fails to teach each of the elements of claims 29 and 31, as amended. Thus, the office action fails to state a prima facie case of anticipation with respect to claims 29 and 31, as amended.

Claims 30 is dependent on claim 29. Claim 32 is dependent on claim 31. For reasons analogous to those stated above and elements in the claim, applicant respectfully submits that the office action fails to state a *prima facie* case of anticipation with respect to claims 30 and 32.

Therefore, applicant requests withdrawal of the rejections and reconsideration and allowance of claims 29-32.

AMENDMENT AND RESPONSE UNDER 37 C.F.R. § 1.116 – EXPEDITED PROCEDURE Page 5

Serial Number: 09/896,523

Dkt: 884.453US1 (INTEL)

Filing Date: June 29, 2001

Title: VOLTAGE-LEVEL CONVERTER

Assignee: Intel Corporation

CONCLUSION

Applicant respectfully submits that the claims are in condition for allowance and notification to that effect is earnestly requested. The Examiner is invited to telephone applicant's attorney at 612-371-2109 to facilitate prosecution of the application.

If necessary, please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

Respectfully submitted,

STEVEN K. HSU et al.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, Minnesota 55402

612-371-2109

Date Hugusti, 2003

Danny J. Padys

Reg. No. 35, 635

CERTIFICATE UNDER 37 C.F.R. 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on

this 11th day of August, 2003

Name

Signature